Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

simplify load mode selection of iCE40 #80846

Merged
merged 1 commit into from
Nov 16, 2024

Conversation

benediktibk
Copy link
Collaborator

Replace the enum for load modes for the iCE40 with a boolean flag, as there are only two options:

  • SPI: default, which should be used whenever possible
  • GPIO bitbang: workarorund, in case a low-end microcontroller is used

@benediktibk benediktibk marked this pull request as draft November 4, 2024 13:16
@zephyrbot zephyrbot added the area: FPGA Field-Programmable Gate Array (FPGA) label Nov 4, 2024
Replace the enum for load modes for the iCE40 with a boolean flag,
as there are only two options:
- SPI: default, which should be used whenever possible
- GPIO bitbang: workarorund, in case a low-end microcontroller is used

Signed-off-by: Benedikt Schmidt <[email protected]>
@benediktibk benediktibk marked this pull request as ready for review November 4, 2024 14:28
@benediktibk
Copy link
Collaborator Author

Btw, the driver is still experimental, therefore a change in the binding should be okay.

Copy link
Member

@cfriedt cfriedt left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

LGTM

Copy link
Collaborator

@josuah josuah left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

This 3-way SPI bus between the FPGA flash, FPGA CRAM and MCU is confusing enough as it is, good to have simple devicetree API!

@mmahadevan108 mmahadevan108 added this to the v4.1.0 milestone Nov 7, 2024
@nashif nashif merged commit 5aa835c into zephyrproject-rtos:main Nov 16, 2024
24 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
area: FPGA Field-Programmable Gate Array (FPGA)
Projects
None yet
Development

Successfully merging this pull request may close these issues.

6 participants