Skip to content
View julienissuts's full-sized avatar

Highlights

  • Pro

Block or report julienissuts

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. TeledyneLeCroyPy TeledyneLeCroyPy Public

    Forked from SengerM/TeledyneLeCroyPy

    Control Teledyne LeCroy oscilloscopes with Python

    Python

  2. DESEM_project DESEM_project Public

    Project about embedded communicative systems in Electronics Master

    C

  3. opentitan opentitan Public

    Forked from lowRISC/opentitan

    OpenTitan: Open source silicon root of trust

    SystemVerilog

  4. blinky blinky Public

    Forked from fusesoc/blinky

    Example LED blinking project for your FPGA dev board of choice

    Tcl

  5. neorv32-riscof neorv32-riscof Public template

    Forked from stnolting/neorv32-riscof

    ✔️Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.

    Python

  6. ibex ibex Public

    Forked from pulp-platform/ibex

    Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.

    SystemVerilog