Skip to content
/ RISC-V-32I-based-core-with-Advanced-Extensible-Interface Public

5 stage pipelined RISC-V core with AXI3 bus protocol between the directly mapped cache and main memory.

9 stars 0 forks Branches Tags Activity
Star
Notifications You must be signed in to change notification settings

tharunchitipolu/RISC-V-32I-based-core-with-Advanced-Extensible-Interface

BranchesTags

About

5 stage pipelined RISC-V core with AXI3 bus protocol between the directly mapped cache and main memory.

Topics

arm pipeline cache processor verilog systemverilog computer-architecture testbench verilog-hdl risc-v digitaldesign axi3
Activity

Stars

9 stars

Watchers

1 watching

Forks

0 forks
Report repository

Releases

No releases published

Packages

No packages published

Languages