Skip to content

Commit

Permalink
v0.1.2
Browse files Browse the repository at this point in the history
  • Loading branch information
sgherbst committed Jan 17, 2020
1 parent db54c0d commit d730711
Showing 1 changed file with 3 additions and 5 deletions.
8 changes: 3 additions & 5 deletions setup.py
Original file line number Diff line number Diff line change
@@ -1,7 +1,7 @@
from setuptools import setup
from setuptools import setup, find_packages

name = 'msdsl'
version = '0.1.1'
version = '0.1.2'

DESCRIPTION = '''\
Library for generating synthesizable mixed-signal models for FPGA emulation\
Expand All @@ -20,9 +20,7 @@
'real number model', 'real number models', 'rnm', 'rnms',
'model', 'models', 'generator', 'verilog', 'system-verilog',
'system verilog', 'synthesizable', 'emulation', 'fpga'],
packages=[
f'{name}'
],
packages=find_packages(),
scripts=[
],
install_requires=[
Expand Down

0 comments on commit d730711

Please sign in to comment.