Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

feature: add support for querying number of l3 banks from xe kmd #722

Closed

Conversation

JablonskiMateusz
Copy link
Contributor

Related-To: NEO-11125

Related-To: NEO-11125
Signed-off-by: Mateusz Jablonski <[email protected]>
@JablonskiMateusz
Copy link
Contributor Author

KMD patch: https://patchwork.freedesktop.org/series/132075/

@ifdu
Copy link
Contributor

ifdu commented May 21, 2024

The KMD patch has been reviewed and merged: https://lore.kernel.org/intel-xe/[email protected]/T/#u

lutzbichler pushed a commit to lutzbichler/drm-kmod that referenced this pull request Sep 6, 2024
The L3 bank mask is already generated and stored internally with
the rest of the GT topology. In user space, the compute runtime
now needs this information to be added to the device properties
therefore the topology mask query is extended to provide a new
mask which represents the L3 banks enabled on the GT.

The changes in the compute runtime are ready and approved, see
link below.

v2: Rewrite commit message and add a link to the compute
    runtime PR (Francois Dugast)

Cc: Matt Roper <[email protected]>
Cc: Robert Krzemien <[email protected]>
Cc: Mateusz Jablonski <[email protected]>
Link: intel/compute-runtime#722
Signed-off-by: Francois Dugast <[email protected]>
Acked-by: Mateusz Jablonski <[email protected]>
Reviewed-by: José Roberto de Souza <[email protected]>
Signed-off-by: Matt Roper <[email protected]>
Link: https://patchwork.freedesktop.org/patch/msgid/[email protected]
@JablonskiMateusz JablonskiMateusz added the merged change was merged label Sep 11, 2024
@JablonskiMateusz
Copy link
Contributor Author

covered in bc5237c

lutzbichler pushed a commit to lutzbichler/drm-kmod that referenced this pull request Nov 9, 2024
The L3 bank mask is already generated and stored internally with
the rest of the GT topology. In user space, the compute runtime
now needs this information to be added to the device properties
therefore the topology mask query is extended to provide a new
mask which represents the L3 banks enabled on the GT.

The changes in the compute runtime are ready and approved, see
link below.

v2: Rewrite commit message and add a link to the compute
    runtime PR (Francois Dugast)

Cc: Matt Roper <[email protected]>
Cc: Robert Krzemien <[email protected]>
Cc: Mateusz Jablonski <[email protected]>
Link: intel/compute-runtime#722
Signed-off-by: Francois Dugast <[email protected]>
Acked-by: Mateusz Jablonski <[email protected]>
Reviewed-by: José Roberto de Souza <[email protected]>
Signed-off-by: Matt Roper <[email protected]>
Link: https://patchwork.freedesktop.org/patch/msgid/[email protected]
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
merged change was merged
Projects
None yet
Development

Successfully merging this pull request may close these issues.

3 participants