Skip to content
View erihsu's full-sized avatar
🎯
Focusing
🎯
Focusing

Highlights

  • Pro

Block or report erihsu

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
erihsu/README.md

Formally Digtial IC Verification Engineer, Informally Tool(EDA) developer based on Rust

My recent one-year interest field about EDA tool including:

  • parser. I have written several parsers for some industrial standard, like gds2, def/lef, techfile.
  • simulation. I am a verification engineer and I use simulaiton tool almost everyday. Basiclly, I know how popular HDL simulator works.

Statistics

Stats Top Langs

Pinned Loading

  1. INT_FP_MAC INT_FP_MAC Public

    INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.

    Verilog 83 12

  2. tf-parser tf-parser Public

    Technology file parser in Rust

    Rust 10 2

  3. gds2-io gds2-io Public

    GDSII format IO utils

    Rust 6

  4. mincost mincost Public

    A collection of modern heuristic optimization framework written in Rust

    Rust 9 1

  5. liberty2json liberty2json Public

    Convert Liberty(.lib) file into json, inspired by skywater-pdk

    Rust 7 1

  6. eda-rs/netlist eda-rs/netlist Public

    generic NetList data structure for VLSI

    Verilog 5 2