Skip to content

Commit

Permalink
fixed
Browse files Browse the repository at this point in the history
  • Loading branch information
SyedHassanUlHaq committed Aug 8, 2024
1 parent 9b115bb commit cda6fab
Show file tree
Hide file tree
Showing 2 changed files with 6 additions and 6 deletions.
6 changes: 3 additions & 3 deletions generator/insn_vdvs2rs1vm.go
Original file line number Diff line number Diff line change
Expand Up @@ -9,15 +9,15 @@ import (
func (i *Insn) genCodeVdVs2Rs1Vm(pos int) []string {
vdWidening := strings.HasPrefix(i.Name, "vw")
vs2Widening := strings.HasSuffix(i.Name, ".wx")
sew64Only := strings.HasSuffix(i.Name, "vclmul")
sew64Only := strings.HasPrefix(i.Name, "vclmul")
vdSize := iff(vdWidening, 2, 1)
vs2Size := iff(vs2Widening, 2, 1)

sews := iff(vdWidening || vs2Widening, allSEWs[:len(allSEWs)-1], allSEWs)
sews = iff(sew64_insn, []SEW{64}, sews)
sews = iff(sew64Only, []SEW{64}, sews)

combinations := i.combinations(
iff(vdWidening || vs2Widening, wideningMULs, iff(sew64_insn, []LMUL{1, 2, 4, 8}, allLMULs)),
iff(vdWidening || vs2Widening, wideningMULs, iff(sew64Only, []LMUL{1, 2, 4, 8}, allLMULs)),
sews,
[]bool{false, true},
i.vxrms(),
Expand Down
6 changes: 3 additions & 3 deletions generator/insn_vdvs2vs1vm.go
Original file line number Diff line number Diff line change
Expand Up @@ -8,17 +8,17 @@ import (

func (i *Insn) genCodeVdVs2Vs1Vm(pos int) []string {
float := strings.HasPrefix(i.Name, "vf") || strings.HasPrefix(i.Name, "vmf")
sew64_insn := i.Name == "vclmul.vv" || i.Name == "vclmulh.vv"
sew64Only := strings.HasPrefix(i.Name, "vclmul")
vdWidening := strings.HasPrefix(i.Name, "vw") || strings.HasPrefix(i.Name, "vfw")
vs2Widening := strings.HasSuffix(i.Name, ".wv")
vdSize := iff(vdWidening, 2, 1)
vs2Size := iff(vs2Widening, 2, 1)

sews := iff(float, floatSEWs, allSEWs)
sews = iff(vdWidening || vs2Widening, sews[:len(sews)-1], sews)
sews = iff(sew64_insn, []SEW{64}, sews)
sews = iff(sew64Only, []SEW{64}, sews)
combinations := i.combinations(
iff(vdWidening || vs2Widening, wideningMULs, iff(sew64_insn, []LMUL{1, 2, 4, 8}, allLMULs)),
iff(vdWidening || vs2Widening, wideningMULs, iff(sew64Only, []LMUL{1, 2, 4, 8}, allLMULs)),
sews,
[]bool{false, true},
i.vxrms(),
Expand Down

0 comments on commit cda6fab

Please sign in to comment.