Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

about AXI DMA #76

Open
zengzhengqi0524 opened this issue May 8, 2024 · 2 comments
Open

about AXI DMA #76

zengzhengqi0524 opened this issue May 8, 2024 · 2 comments

Comments

@zengzhengqi0524
Copy link

Hi, When I use the dma_wr module, I found a bottleneck in the transmission bandwidth;I want to know that dma module whether support outstanding transmission or not,thanks!

@alexforencich
Copy link
Owner

I need to double check; I think it supports multiple outstanding transfers, but it's also possible that it doesn't. I don't currently use most of the AXI components at the moment, so I haven't done much to improve/refine them recently.

@zengzhengqi0524
Copy link
Author

0 Judging from my simulation results,It should support outstanding transmission;The bandwidth issues described previously may be due to other issues。Thank you very much for your prompt reply!

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

2 participants