Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Fix SPI communication #43

Open
wants to merge 2 commits into
base: master
Choose a base branch
from
Open

Fix SPI communication #43

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
2 commits
Select commit Hold shift + click to select a range
f243937
add intellij/rustrover files to gitignore
fredszaq Nov 17, 2024
5cada25
Fix SPI comunication
fredszaq Nov 17, 2024
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
1 change: 1 addition & 0 deletions .gitignore
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -2,3 +2,4 @@
/example/target
**/*.rs.bk
Cargo.lock
.idea
12 changes: 8 additions & 4 deletions src/spi.rs
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -4,6 +4,7 @@
use core::future::Future;
#[cfg(feature = "sync")]
use embedded_hal::delay::DelayNs;
use embedded_hal::spi::Operation;
#[cfg(feature = "sync")]
use embedded_hal::spi::SpiDevice;
#[cfg(feature = "async")]
Expand Down Expand Up @@ -157,9 +158,9 @@ where

fn write_register(&mut self, register: u8, payload: u8) -> Result<(), Error<Self::Error>> {
// If the first bit is 0, the register is written.
let transfer = [register & 0x7f, payload];
let data = [register & 0x7f, payload];
self.spi
.transfer(&mut [], &transfer)
.write(&data)
.map_err(|e| Error::Bus(SPIError::SPI(e)))?;
Ok(())
}
Expand Down Expand Up @@ -251,8 +252,11 @@ where
register: u8,
data: &mut [u8],
) -> Result<(), Error<SPIError<SPI::Error>>> {
self.spi
.transfer(data, &[register])
self.spi
.transaction(&mut [
Operation::Write(&[register]),
Operation::Read(data)
])
.await
.map_err(|e| Error::Bus(SPIError::SPI(e)))?;
Ok(())
Expand Down