Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Fix typos in headers #193

Merged
merged 1 commit into from
Sep 30, 2024

Fix typos in headers

5873fa7
Select commit
Loading
Failed to load commit list.
Sign in for the full log view
Merged

Fix typos in headers #193

Fix typos in headers
5873fa7
Select commit
Loading
Failed to load commit list.
GitHub Actions / Test Results succeeded Sep 29, 2024 in 0s

All 54 tests pass, 2 skipped in 0s

   240 files     240 suites   0s ⏱️
    56 tests     54 ✅     2 💤 0 ❌
12 948 runs  10 860 ✅ 2 088 💤 0 ❌

Results for commit 5873fa7.

Annotations

Check notice on line 0 in .github

See this annotation in the file changed.

@github-actions github-actions / Test Results

2 skipped tests found

There are 2 skipped tests, see "Raw output" for the full list of skipped tests.
Raw output
TC_CoreInstr_WFE
TC_CoreInstr_WFI

Check notice on line 0 in .github

See this annotation in the file changed.

@github-actions github-actions / Test Results

56 tests found

There are 56 tests, see "Raw output" for the full list of tests.
Raw output
TC_CML1Cache_CleanDCacheByAddrWhileDisabled
TC_CML1Cache_EnDisableDCache
TC_CML1Cache_EnDisableICache
TC_CoreFunc_APSR
TC_CoreFunc_BASEPRI
TC_CoreFunc_Control
TC_CoreFunc_EnDisIRQ
TC_CoreFunc_EncDecIRQPrio
TC_CoreFunc_FAULTMASK
TC_CoreFunc_FPSCR
TC_CoreFunc_FPUType
TC_CoreFunc_IPSR
TC_CoreFunc_IRQPrio
TC_CoreFunc_IRQVect
TC_CoreFunc_MSP
TC_CoreFunc_MSPLIM
TC_CoreFunc_MSPLIM_NS
TC_CoreFunc_PRIMASK
TC_CoreFunc_PSP
TC_CoreFunc_PSPLIM
TC_CoreFunc_PSPLIM_NS
TC_CoreInstr_BKPT
TC_CoreInstr_CLZ
TC_CoreInstr_DMB
TC_CoreInstr_DSB
TC_CoreInstr_ISB
TC_CoreInstr_LoadStoreAcquire
TC_CoreInstr_LoadStoreAcquireExclusive
TC_CoreInstr_LoadStoreExclusive
TC_CoreInstr_LoadStoreUnpriv
TC_CoreInstr_NOP
TC_CoreInstr_RBIT
TC_CoreInstr_REV
TC_CoreInstr_REV16
TC_CoreInstr_REVSH
TC_CoreInstr_ROR
TC_CoreInstr_RRX
TC_CoreInstr_SEV
TC_CoreInstr_SSAT
TC_CoreInstr_USAT
TC_CoreInstr_UnalignedUint16
TC_CoreInstr_UnalignedUint32
TC_CoreInstr_WFE
TC_CoreInstr_WFI
TC_CoreSimd_AbsDif8
TC_CoreSimd_MulAcc32
TC_CoreSimd_Pack16
TC_CoreSimd_PackUnpack
TC_CoreSimd_ParAddSub16
TC_CoreSimd_ParAddSub8
TC_CoreSimd_ParMul16
TC_CoreSimd_ParSat16
TC_CoreSimd_ParSel
TC_CoreSimd_SatAddSub
TC_MPU_Load
TC_MPU_SetClear