Skip to content
This repository has been archived by the owner on Nov 4, 2024. It is now read-only.

Necessary corner cases and tests for FD extensions. #35

Open
pawks opened this issue Mar 28, 2022 · 1 comment
Open

Necessary corner cases and tests for FD extensions. #35

pawks opened this issue Mar 28, 2022 · 1 comment

Comments

@pawks
Copy link
Collaborator

pawks commented Mar 28, 2022

Additional coverpoints/scenarios for FP extensions:

  • In RISC-V, the same register is used for storing both the single and double precision numbers. The single precision numbers are NaN boxed when stored in a 64 bit wide register. In such a configuration, if the source to a sp operation is incorrectly NaN boxed, the input should be a canonical NaN. This can be tested by a fld -> sp op -> fsw sequence. Capturing coverage for this requires further thought.
  • Certain operations propagate the NaN payloads, but the arithmetic operations canonicalize. In case a NaN boxed sp value is stored using a dp store operation, the nan payload should be identical. Similar argument can also be made for a flw -> fsjn* -> fsd sequence.

Both the aforementioned scenarios are also applicable for the mv operations to/from the integer register file.

@allenjbaum
Copy link
Collaborator

allenjbaum commented Mar 28, 2022 via email

Sign up for free to subscribe to this conversation on GitHub. Already have an account? Sign in.
Labels
None yet
Projects
None yet
Development

No branches or pull requests

2 participants