-
Notifications
You must be signed in to change notification settings - Fork 0
/
MFRC522.py
560 lines (478 loc) · 17.5 KB
/
MFRC522.py
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
#!/usr/bin/env python
# -*- coding: utf8 -*-
import serial
import signal
import time
import sys
class MFRC522:
NRSTPD = 22
MAX_LEN = 16
PCD_IDLE = 0x00
PCD_MEM = 0x01
PCD_RNDID = 0x02
PCD_CALCCRC = 0x03
PCD_TRANSMIT = 0x04
PCD_AUTHENT = 0x0E
PCD_RECEIVE = 0x08
PCD_TRANSCEIVE = 0x0C
PCD_RESETPHASE = 0x0F
PICC_REQA = 0x26
PICC_WUPA = 0x52
PICC_ANTICOLL = 0x93
PICC_SELECTTAG = 0x93
PICC_AUTHENT1A = 0x60
PICC_AUTHENT1B = 0x61
PICC_READ = 0x30
PICC_WRITE = 0xA0
PICC_DECREMENT = 0xC0
PICC_INCREMENT = 0xC1
PICC_RESTORE = 0xC2
PICC_TRANSFER = 0xB0
PICC_HALT = 0x50
PICC_ATS = 0xE0
PICC_MIFARE_CLONE_UNLOCK1 = 0x40
PICC_MIFARE_CLONE_UNLOCK2 = 0x43
PICC_MIFARE_CLONE_WIPE = 0x41
MI_OK = 0
MI_NOTAGERR = 1
MI_ERR = 2
CommandReg = 0x01
CommIEnReg = 0x02
DivlEnReg = 0x03
CommIrqReg = 0x04
DivIrqReg = 0x05
ErrorReg = 0x06
Status1Reg = 0x07
Status2Reg = 0x08
FIFODataReg = 0x09
FIFOLevelReg = 0x0A
WaterLevelReg = 0x0B
ControlReg = 0x0C
BitFramingReg = 0x0D
CollReg = 0x0E
ModeReg = 0x11
TxModeReg = 0x12
RxModeReg = 0x13
TxControlReg = 0x14
TxASKReg = 0x15
TxSelReg = 0x16
RxSelReg = 0x17
RxThresholdReg = 0x18
DemodReg = 0x19
MifareTxReg = 0x1C
MifarerxReg = 0x1D
SerialSpeedReg = 0x1F
CRCResultRegM = 0x21
CRCResultRegL = 0x22
ModWidthReg = 0x24
RFCfgReg = 0x26
GsNReg = 0x27
CWGsPReg = 0x28
ModGsPReg = 0x29
TModeReg = 0x2A
TPrescalerReg = 0x2B
TReloadRegH = 0x2C
TReloadRegL = 0x2D
TCounterValueRegH = 0x2E
TCounterValueRegL = 0x2F
TestSel1Reg = 0x31
TestSel2Reg = 0x32
TestPinEnReg = 0x33
TestPinValueReg = 0x34
TestBusReg = 0x35
AutoTestReg = 0x36
VersionReg = 0x37
AnalogTestReg = 0x38
TestDAC1Reg = 0x39
TestDAC2Reg = 0x3A
TestADCReg = 0x3B
serNum = []
def __init__(self, dev='/dev/ttyUSB0'):
self.ser = serial.Serial(port=dev, baudrate=9600, timeout=0.1)
self.reset(spd=1)
# self.performSelfTest()
self.writeRegister(self.TModeReg, 0x80)
self.writeRegister(self.TPrescalerReg, 0xA9)
self.writeRegister(self.TReloadRegH, 0x03)
self.writeRegister(self.TReloadRegL, 0xE8)
self.writeRegister(self.TxASKReg, 0x40)
self.writeRegister(self.ModeReg, 0x3D)
self.writeRegister(self.TestPinEnReg, 0x00)
self.antennaOn()
def reset(self, spd=None):
if not self.writeRegister(self.CommandReg, self.PCD_RESETPHASE):
self.ser.baudrate = 1228800
self.writeRegister(self.CommandReg, self.PCD_RESETPHASE)
self.ser.baudrate = 9600
time.sleep(0.05)
self.writeRegister(self.SerialSpeedReg, 0x15)
self.ser.baudrate = 1228800
def writeRegister(self, addr, val, size=None):
if size is None:
count = 0
while True:
self.ser.reset_input_buffer()
self.ser.write(bytes([addr & 0x7F]))
self.ser.write(bytes([val]))
tmp = self.ser.read(1)
if(tmp == bytes([addr])):
return True
count += 1
if(count > 10):
print("Write register error at [%02x]" % addr)
return False
else:
self.ser.reset_input_buffer()
for txBytes in range(0, size):
self.ser.write(bytes([addr & 0x7F]))
tmp = ord(self.ser.read(1))
if(tmp == bytes([addr])):
self.ser.write(bytes([val[txBytes]]))
else:
print("Write block register error at [%02x]" % addr)
return False
return True
def readRegister(self, addr):
self.ser.reset_input_buffer()
self.ser.write(bytes([addr | 0x80]))
val = self.ser.read(1)
return ord(val)
def setBitMask(self, reg, mask):
tmp = self.readRegister(reg)
self.writeRegister(reg, tmp | mask)
def clearBitMask(self, reg, mask):
tmp = self.readRegister(reg)
self.writeRegister(reg, tmp & (~mask))
def antennaOn(self):
temp = self.readRegister(self.TxControlReg)
if(~(temp & 0x03)):
self.setBitMask(self.TxControlReg, 0x03)
def antennaOff(self):
self.clearBitMask(self.TxControlReg, 0x03)
def getAntennaGain(self):
return self.readRegister((self.RFCfgReg) & (0x07 << 4))
def setAntennaGain(self, mask):
if self.getAntennaGain() != mask:
self.clearBitMask(self.RFCfgReg, (0x07 << 4))
self.setBitMask(self.RFCfgReg, mask & (0x07 << 4))
def MFRC522_ToCard(self, command, sendData):
backData = []
backLen = 0
status = self.MI_ERR
irqEn = 0x00
waitIRq = 0x00
lastBits = None
n = 0
i = 0
if command == self.PCD_AUTHENT:
irqEn = 0x12
waitIRq = 0x10
if command == self.PCD_TRANSCEIVE:
irqEn = 0x77
waitIRq = 0x30
self.writeRegister(self.CommIEnReg, irqEn | 0x80)
self.clearBitMask(self.CommIrqReg, 0x80)
self.setBitMask(self.FIFOLevelReg, 0x80)
self.writeRegister(self.CommandReg, self.PCD_IDLE)
while(i < len(sendData)):
self.writeRegister(self.FIFODataReg, sendData[i])
i = i+1
self.writeRegister(self.CommandReg, command)
if command == self.PCD_TRANSCEIVE:
self.setBitMask(self.BitFramingReg, 0x80)
i = 100
while True:
n = self.readRegister(self.CommIrqReg)
i = i - 1
if ~((i != 0) and ~(n & 0x01) and ~(n & waitIRq)):
break
self.clearBitMask(self.BitFramingReg, 0x80)
if i != 0:
if (self.readRegister(self.ErrorReg) & 0x1B) == 0x00:
status = self.MI_OK
if n & irqEn & 0x01:
status = self.MI_NOTAGERR
if command == self.PCD_TRANSCEIVE:
n = self.readRegister(self.FIFOLevelReg)
lastBits = self.readRegister(self.ControlReg) & 0x07
if lastBits != 0:
backLen = (n-1)*8 + lastBits
else:
backLen = n*8
if n == 0:
n = 1
if n > self.MAX_LEN:
n = self.MAX_LEN
i = 0
while i < n:
backData.append(self.readRegister(self.FIFODataReg))
i = i + 1
else:
status = self.MI_ERR
return (status, backData, backLen)
def MFRC522_Request(self, reqMode):
status = None
backBits = None
self.writeRegister(self.BitFramingReg, 0x07)
sendData = [reqMode]
(status, backData, backBits) = self.MFRC522_ToCard(
self.PCD_TRANSCEIVE, sendData)
if ((status != self.MI_OK) | (backBits != 0x10)):
status = self.MI_ERR
return (status, backData, backBits)
def MFRC522_RequestATS(self):
backData = []
buf = []
buf.append(self.PICC_ATS)
buf.append(0x50)
pOut = self.CalulateCRC(buf)
buf.append(pOut[0])
buf.append(pOut[1])
(status, backData, backLen) = self.MFRC522_ToCard(self.PCD_TRANSCEIVE, buf)
if (status == self.MI_OK):
# print("ATS: len = %x" % backLen)
return status, backData
else:
return self.MI_ERR, None
def MFRC522_Anticoll(self, cl=0):
backData = []
serNumCheck = 0x0
serNum = []
self.writeRegister(self.BitFramingReg, 0x00)
serNum.append(self.PICC_ANTICOLL + 2 * cl)
serNum.append(0x20)
(status, backData, backBits) = self.MFRC522_ToCard(
self.PCD_TRANSCEIVE, serNum)
if(status == self.MI_OK):
i = 0
if len(backData) == 5:
while i < 4:
serNumCheck = serNumCheck ^ backData[i]
i = i + 1
if serNumCheck != backData[i]:
print('WARNING: BCC check failed!')
status = self.MI_ERR
else:
status = self.MI_ERR
return (status, backData)
# Use host processor to calc CRC.
def CalulateCRC(self, pInData):
wCrc = 0x6363
for bt in pInData:
bt = (bt ^ (wCrc & 0xff))
bt = (bt ^ (bt << 4)) & 0xff
wCrc = (wCrc >> 8) ^ (bt << 8) ^ (bt << 3) ^ (bt >> 4)
return [ wCrc & 0xff, (wCrc >> 8) & 0xff ]
def CalulateCRCDevice(self, pInData):
self.clearBitMask(self.DivIrqReg, 0x04)
self.setBitMask(self.FIFOLevelReg, 0x80)
i = 0
while i < len(pInData):
self.writeRegister(self.FIFODataReg, pInData[i])
i = i + 1
self.writeRegister(self.CommandReg, self.PCD_CALCCRC)
i = 0xFF
while True:
n = self.readRegister(self.DivIrqReg)
i = i - 1
if not ((i != 0) and not (n & 0x04)):
break
self.writeRegister(self.CommandReg, self.PCD_IDLE)
pOutData = []
pOutData.append(self.readRegister(self.CRCResultRegL))
pOutData.append(self.readRegister(self.CRCResultRegM))
return pOutData
def MFRC522_SelectTag(self, serNum, cl=0):
backData = []
buf = []
buf.append(self.PICC_SELECTTAG + 2 * cl)
buf.append(0x70)
i = 0
while i < 5:
buf.append(serNum[i])
i = i + 1
pOut = self.CalulateCRC(buf)
buf.append(pOut[0])
buf.append(pOut[1])
(status, backData, backLen) = self.MFRC522_ToCard(self.PCD_TRANSCEIVE, buf)
if (status == self.MI_OK) and (backLen == 0x18):
# print("SAK: 0x%x" % backData[0])
return status, backData[0]
else:
return self.MI_ERR, None
def MFRC522_Auth(self, authMode, BlockAddr, Sectorkey, serNum):
buff = []
# First byte should be the authMode (A or B)
buff.append(authMode)
# Second byte is the trailerBlock (usually 7)
buff.append(BlockAddr)
# Now we need to append the authKey which usually is 6 bytes of 0xFF
i = 0
while(i < len(Sectorkey)):
buff.append(Sectorkey[i])
i = i + 1
i = 0
# Next we append the last 4 bytes of the UID
# From MF1S50YYX_V1, 10.1.3
# In general, the input parameter to the MIFARE Classic Authenticate command is the set of 4 bytes retrieved during the
# last cascade level from the ISO/IEC 14443-3 Type A anticollision.
while(i < 4):
buff.append(serNum[len(serNum)-4+i])
i = i + 1
# Now we start the authentication itself
(status, backData, backLen) = self.MFRC522_ToCard(self.PCD_AUTHENT, buff)
# Check if an error occurred
if status != self.MI_OK:
# print(("AUTH ERROR!!"))
pass
elif not (self.readRegister(self.Status2Reg) & 0x08) != 0:
# print(("AUTH ERROR(status2reg & 0x08) != 0"))
status = self.MI_ERR
# Return the status
return status
def MFRC522_StopCrypto1(self):
self.clearBitMask(self.Status2Reg, 0x08)
def MFRC522_Read(self, blockAddr):
recvData = []
recvData.append(self.PICC_READ)
recvData.append(blockAddr)
pOut = self.CalulateCRC(recvData)
recvData.append(pOut[0])
recvData.append(pOut[1])
(status, backData, backLen) = self.MFRC522_ToCard(
self.PCD_TRANSCEIVE, recvData)
msg = {}
if not(status == self.MI_OK):
print(("Error while reading!"))
else:
if len(backData) == 16:
msg[0] = blockAddr
msg[1] = backData
else:
print("Error byte read out = %d vs 16" % len(backData))
status = self.MI_ERR
return status, msg
def MFRC522_Write(self, blockAddr, writeData):
buff = []
buff.append(self.PICC_WRITE)
buff.append(blockAddr)
crc = self.CalulateCRC(buff)
buff.append(crc[0])
buff.append(crc[1])
(status, backData, backLen) = self.MFRC522_ToCard(
self.PCD_TRANSCEIVE, buff)
if not(status == self.MI_OK) or not(backLen == 4) or not((backData[0] & 0x0F) == 0x0A):
status = self.MI_ERR
if status == self.MI_OK:
i = 0
buf = []
while i < 16:
buf.append(writeData[i])
i = i + 1
crc = self.CalulateCRC(buf)
buf.append(crc[0])
buf.append(crc[1])
(status, backData, backLen) = self.MFRC522_ToCard(
self.PCD_TRANSCEIVE, buf)
if not(status == self.MI_OK) or not(backLen == 4) or not((backData[0] & 0x0F) == 0x0A):
print(("Error while writing data"))
status = self.MI_ERR
# if status == self.MI_OK:
# print(("Data written"))
else:
print("Error while process write cmd")
return status
def MFRC522_DumpClassic1K(self, key, uid):
i = 0
while i < 64:
status = self.MFRC522_Auth(self.PICC_AUTHENT1A, i, key, uid)
# Check if authenticated
if status == self.MI_OK:
self.MFRC522_Read(i)
else:
print(("Authentication error"))
i = i+1
def MFRC522_HaltA(self):
backData = []
buf = []
buf.append(self.PICC_HALT)
buf.append(0x0)
pOut = self.CalulateCRC(buf)
buf.append(pOut[0])
buf.append(pOut[1])
(status, backData, backLen) = self.MFRC522_ToCard(self.PCD_TRANSCEIVE, buf)
return status
# // Magic sequence:
# // > 50 00 57 CD (HALT + CRC)
# // > 40 (7 bits only)
# // < A (4 bits only)
# // > 43
# // < A (4 bits only)
# // Then you can write to sector 0 without authenticating
def MFRC522_OpenUidBackdoor(self, format=False):
self.MFRC522_HaltA()
backData = []
# We only have 7 bit payload.
self.writeRegister(self.BitFramingReg, 0x07)
(status, backData, backLen) = self.MFRC522_ToCard(
self.PCD_TRANSCEIVE, [self.PICC_MIFARE_CLONE_UNLOCK1])
if status != self.MI_OK:
print(
"Card did not respond to MIFARE_CLONE_UNLOCK1 after HALT command. Are you sure it is a UID changeable one?")
return False
if backLen != 4 or (backData[0] & 0xF) != 0x0A:
print("Got bad response on backdoor MIFARE_CLONE_UNLOCK1 command: %02x" % backData[0])
return False
if format:
self.writeRegister(self.BitFramingReg, 0x00)
(status, backData, backLen) = self.MFRC522_ToCard(self.PCD_TRANSCEIVE, [self.PICC_MIFARE_CLONE_WIPE])
if status != self.MI_OK:
print("Card did not response to MIFARE_CLONE_WIPE")
return False
# Halt again.
self.MFRC522_HaltA()
self.writeRegister(self.BitFramingReg, 0x07)
(status, backData, backLen) = self.MFRC522_ToCard(self.PCD_TRANSCEIVE, [self.PICC_MIFARE_CLONE_UNLOCK1])
if status != self.MI_OK:
print("Card did not respond to MIFARE_CLONE_UNLOCK1 after HALT command in wipe phrase.")
return False
self.writeRegister(self.BitFramingReg, 0x00)
(status, backData, backLen) = self.MFRC522_ToCard(
self.PCD_TRANSCEIVE, [self.PICC_MIFARE_CLONE_UNLOCK2])
if status != self.MI_OK:
print(
"Card did not respond to MIFARE_CLONE_UNLOCK2 command, after successfully executing MIFARE_CLONE_UNLOCK1")
return False
if backLen != 4 or (backData[0] & 0xF) != 0x0A:
print("Got bad response on backdoor MIFARE_CLONE_UNLOCK2 command: %02x" % backData[0])
return False
return True
def MFRC522_LockUidSector(self):
if self.MFRC522_OpenUidBackdoor():
lock1 = [0xe0, 0x0, 0x39, 0xf7]
lock2 = [0xe1, 0x0, 0xe1, 0xee]
lock3 = [0x85, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0,
0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x01, 0x18, 0x47]
(status, backData, backLen) = self.MFRC522_ToCard(
self.PCD_TRANSCEIVE, lock1)
if status != self.MI_OK:
print("Card did not response to lock1")
print("Status = %d" % status)
return False
(status, backData, backLen) = self.MFRC522_ToCard(
self.PCD_TRANSCEIVE, lock2)
if status != self.MI_OK:
print("Card did not response to lock2")
print("Status = %d" % status)
return False
(status, backData, backLen) = self.MFRC522_ToCard(
self.PCD_TRANSCEIVE, lock3)
if status != self.MI_OK:
print("Card did not response to lock3")
print("Status = %d" % status)
return False
print("Card locked, from now it will only accept standard M1 command!")
return True
else:
print("Unlock card failed!")
return False