Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

LiteEthPHYMII vs LiteEthPHYGMII question #131

Open
roryt12 opened this issue Apr 6, 2023 · 0 comments
Open

LiteEthPHYMII vs LiteEthPHYGMII question #131

roryt12 opened this issue Apr 6, 2023 · 0 comments

Comments

@roryt12
Copy link

roryt12 commented Apr 6, 2023

I'm not sure if this question is for liteeth or for litex-boards.

I'm running Linux 64bit (Debian sid) with NaxRiscv and Rocket on two boards (qmtech_wukong and qmtech_artix7_fbg484, XC7A100T and XC7A200T"). I can not make the ethernet work. The kernel can see the device and can assign an IRQ, but it is not really working. In the past (last summer) I could use liteeth with reasonable stability (for a FPGA). The only way I can have liteeth operational is to import LiteEthPHYGMII instead of LiteEthPHYMII. If I read the protocol correct, this should not matter, right?

Also (not sure if related) in build messages I'm getting two critical warnings "create_clock attempting to set clock on an unknown port/pin for constraint", because the XDC has :

create_clock -name eth_rx_clk -period 8.0 [get_nets eth_rx_clk]
create_clock -name eth_tx_clk -period 8.0 [get_nets eth_tx_clk]

but there are no eth_rx_clk or eth_tx_clk anywere

any hints ?

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

1 participant