Skip to content

Latest commit

 

History

History
24 lines (23 loc) · 1.89 KB

cl_examples_list.md

File metadata and controls

24 lines (23 loc) · 1.89 KB

CL Example list

CL_HELLO_WORLD
CL_HELLO_WORLD_VHDL
CL_HELLO_WORLD_HLX
CL_DRAM_DMA
CL_DRAM_DMA_HLX
CL_URAM_EXAMPLE
CL RTL Features
DRAM Not used Channel A,B,C,D Not used
Register access (AXI-L) ocl_ ocl_ , sda_ ocl_
Bulk transfer: Instance to CL (AXI) Not Used dma_pcis Not Used
Bulk transfer: CL to Instance (AXI) Not Used pcim Not Used
FPGA Direct: CL to CL over PCIe Not Used Not Used Not Used
FPGA Ring Not used Not Used Not Used
Virt. LED Used Not Used Not Used
Virt. DIP Sw Used Not Used Not Used
Virt. JTAG Used Used Used
Clocks used 1 clock 2 clocks 1 clock
PCI Vendor ID 0x1D0F (Amazon) 0x1D0F (Amazon) 0x1D0F (Amazon)
PCI Device ID 0xF000 0xF001 0xF000
PCI FLR support Not Used Not Used Not Used
Software
fpga_pci lib Used Used Used
fpga_mgmt lib Used Used Used
xdma kernel driver Not used Used Not used
pread()/pwrite() using bulk data transfer Not used Used Not used
poll()+pread() for user events Not used Used Not used