forked from riscvarchive/riscv-platform-specs
-
Notifications
You must be signed in to change notification settings - Fork 0
/
pcie-topology.ditaa
54 lines (52 loc) · 3.03 KB
/
pcie-topology.ditaa
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
+----------+ +----------+
| CPU | | CPU |
+-----+----+ +-----+----+
| |
| |
| |
+-------------+------------+ +-------------+------------+
| | | |
| Root Complex | | Root Complex |
| | | |
| +--------------+ | | +--------------+ |
| | Host Bridge | | | | Host Bridge | |
| +------+-------+ | | +------+-------+ |
| | | | | |
| | | | | Bus 0 |
| +-------+------+ | | +-----+-------+ |
| | Bus 0 | | | | Root Port | |
| | | | | +-----+-------+ |
| +---+---+ +---+---+ | | | |
| | RCiEP | | RCEC | | | | PCIe Link |
| +-------+ +-------+ | | | |
| | | Bus 1 | |
| | | | |
+--------------------------+ +--------------------------+
+----------+
| CPU |
+-----+----+
|
|
|
+------------------------+-----------------------+
| |
| Root Complex |
| |
| +--------------+ |
| | Host Bridge | |
| +------+-------+ |
| | |
| Bus 0 | |
| +-----------------+--------------+ |
| | | | |
| | | | |
| +-----+-------+ +---+---+ +---+---+ |
| | Root Port | | RCiEP | | RCEC | |
| +-----+-------+ +-------+ +-------+ |
| | |
| | |
|Bus 1 | |
| | |
+------------------------------------------------+
RCiEP - Root complex integrated endpoint
RCEC - Root complex event collector