-
Notifications
You must be signed in to change notification settings - Fork 0
/
Copy pathRAM1data.mif
34 lines (30 loc) · 1.28 KB
/
RAM1data.mif
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
-- Copyright (C) 2020 Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions
-- and other software and tools, and any partner logic
-- functions, and any output files from any of the foregoing
-- (including device programming or simulation files), and any
-- associated documentation or information are expressly subject
-- to the terms and conditions of the Intel Program License
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors. Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.
-- Quartus Prime generated Memory Initialization File (.mif)
WIDTH=16;
DEPTH=256;
ADDRESS_RADIX=BIN;
DATA_RADIX=HEX;
CONTENT BEGIN
[000000000..000011001] : 0000;
000011010 : 10AC;
[000011011..000101010] : 0000;
000101011 : CC05;
[000101100..000111011] : 0000;
000111100 : 01B5;
[000111101..001001100] : 0000;
001001101 : A040;
[001001110..011111111] : 0000;
END;